

## **REMARKS**

No claims have been amended, or cancelled. Claim 39 has been added. Accordingly, claims 1-15, 17-20, 22-28, and 30-39 are pending subsequent entry of the present amendment.

### Prior Rejections

Applicant notes and appreciates withdrawal of the prior rejections.

### Allowed and Allowable Subject Matter

In the present Office Action, claim 37 is allowed, and claims 32 and 33 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form to include all the limitations of the base claim and any intervening claims. Claim 32 has been rewritten in independent form as new claim 39. Nevertheless, Applicant submits each of the pending claims recite features neither disclosed nor suggested by the cited art as discussed below.

### 35 U.S.C. § 103 Rejections

Claims 1-3, 10, 23, 28, and 31 are rejected under 35 U.S.C. 103(a) as being unpatentable over Cohen (patent No. 5,115,506) in view of Sato (patent No. 5,459,682). Claims 1-4, 7-9, 14, 15, 20, 22, 23, 26-28, 31, 34-36 and 38 are rejected under 35 U.S.C. 103(a) as being unpatentable over Maupin (patent No. 6,154,832) in view of Sato. Claims 10-13, 24, and 25 are also rejected under 35 U.S.C. 103(a) as being unpatentable over Maupin in view of Sato. Claims 5, 6, 17-19 and 30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Maupin and Sato as applied to claims 1-4, 14, 15 and 28 above, and further in view of M. Morris Mano (book entitled “Computer System

Architecture”), hereinafter referred to as “Mano”. Applicant respectfully traverses these rejections and requests reconsideration in view of the following remarks.

In the present Office Action, each of the independent claims are rejected as being obvious in view of either Cohen and Sato, or Maupin and Sato. However, Applicant submits the combination of references do not disclose or suggest all the features of the independent claims.

In paragraph 2 of the present Office Action, the following is suggested regarding independent claims claim 1, 23, 28 and 31:

“Cohen did not expressly detail the shadow mapping logic comprises a plurality of entries, each of which is programmable to associate exception vectors with at least one of the plurality of shadow register sets. However, Sato taught storing in a data memory register select data that is used to by a register set selector to select which register set would be used when a particular interrupt occurred (e.g., see col. 3, lines 2-32), and an interrupt memory (63) to store the content of the select data memory (44) where the data used to select the register set for a particular interrupt can be changed using register set select change enable data stored in program memory along with vector data (51) (e.g., see col. 4, lines 4-37). As to the plurality of entries it would have been obvious to one of ordinary skill that since Sato taught plurality of interrupts (e.g., see fig. 3 and col. 4, lines 20-43) and storing data for determining which register set (e.g., see fig. 1 and col. 3, line 5-37) was to be accessed during the interrupts then the Sato system would have contained plural entries for the plural interrupts (e.g., see fig.3). This register set selector along with the select data memory and interrupt memory and program memory that stored vector data [that related to a leading address of the an interrupt service routine see col. 3, lines 17-26], register set select change data and register select change enable data that is selectively addressed for altering which register set is accessed during any particular interrupt of plural interrupts in the Sato system provides for the claimed mapping logic and interrupt generator. Further as to the entries corresponding to the exception vectors since the at least one entry was provided for the each interrupt then there was a correspondence between the entries used to represent the each interrupt or access the register set and the vector used to access in interrupt service routine for the interrupt. Sato taught data referencing one of a plurality of register sets as detailed above.”

However, claim 1 recites a system which includes:

“shadow set mapping logic comprises a plurality of entries, each of which is programmable to associate exception vectors with at least one of said plurality of shadow register sets, wherein each of said entries: corresponds to one of a plurality of exception vectors; and contains data referencing one of said plurality of shadow register sets.”

It is noted that each of the plurality of fields contains data referencing one of said shadow register sets. Applicant submits that Sato discloses no such features. In contrast, Sato discloses a program memory that stores data that that may be added to a current register select data in order to produce information indicating a register set to be selected at the time of an interrupt. More specifically, Sato discloses:

“The select data memory 44 (a first memory means) stores a PSW indicating the status of the main program. This PSW includes register-set select data 42 indicating which register-set should be selected, and flag data 43 indicating a carry or the like resulting from various operations.

An interrupt memory 63 stores the content of the select data memory 44 which has been used during the main program processing at the time of the interrupt.

A program memory 54 (a second memory means) stores vector data 51, register-set select data change data 52 and register-set select change enable data 53. Of these data, the vector data 51 relates to a leading address of an interrupt service routine. The register-set select data change data 52 indicates data to be added to the register-set select data 42 described later, and is used to obtain information indicating a register-set to be selected at the time of the interrupt. The register set select change enable data 53 indicates permission or denial of the change of the register-set select data 42.” (Sato, col. 3, lines 8-26).

As be seen from the above, Sato’s register-set select data change data 52 is merely an increment/offset value to be added to the register-set select data 42 to determine which register to be selected at the time of the interrupt. However, register-set select data change data 52 does not contain data referencing one of the shadow register sets, or any register set. There is no reference to one of the register sets until further computation takes place outside of Sato’s program memory 54. Accordingly, Applicant finds no

teaching or suggestion in Sato of “a plurality of programmable fields, each corresponding to one of a plurality of exception vectors, each of said plurality of fields containing data referencing one of said plurality of shadow register sets,” as is recited in prior claim 1.

Accordingly, Applicant submits that amended claim 1 is patentably distinguished from the cited art, taken either singly or in combination. For similar reasons, claims 14, 20, 23, 26, 28, and 31 are patentably distinguished as well.

In addition to the above, each of the independent claims are rejected in view of Maupin and Sato. However, Sato is relied upon in such rejections for the same features as those discussed above. Therefore, as per the above discussion, the combination of Maupin and Sato does not disclose or suggest all the features of the present claims. It is further noted that Maupin is directed to a system for eliminating interrupts. For example, Maupin discloses:

“Processor 12 periodically polls the service request registers 34A-34F in order to determine which devices are requesting service. A task corresponding to each device which is requesting service is scheduled for execution upon polling a service request from that device. The tasks are then executed according to the schedule, and hence each device receives the requested service. By eliminating interrupt signals from processor 12, the design and verification of processor 12 may be simplified.” (Maupin, col. 4, lines 11-19).

Accordingly, one would not be motivated to modify Maupin as suggested as this would contravene the purposes of Maupin to eliminate interrupts.

In addition, Applicant submits that the dependent claims recite further features neither taught nor suggested by the cited art. For example, claim 3, recites:

“The processing system as recited in claim 1 wherein said shadow set mapping logic comprises a map register that binds each of said shadow register sets to particular exception vectors.”

It is noted that the recited map register binds each shadow register set to particular exception vectors. These features or not found in any of the cited art. For example, Sato teaches that register-set select data change data 52 is added to the register-set select data 42 to determine which register to be selected at the time of the interrupt. There is no binding in Sato's system between an exception vector and a register set. Rather, a register set to be used in Sato is determined dynamically at the time of an interrupt based upon the above discussed computation. Consequently, exception vectors in Sato are not bound to a particular register set. On the contrary, Sato's system is designed to distribute use of the register sets amongst interrupts and not bind them as is recited in the claim. Additionally, Maupin teaches that each register set is dedicated to a different interrupt source. Interrupt sources are not the same as exception vectors, since an exception vector may be utilized in response to an interrupt from any of a number of different interrupt sources. Nor are these features found in Cohen, wherein there are only two register sets and a determination of which register set to use when an interrupt occurs depends on at least which register set is currently in use. Accordingly, Applicant finds no teaching or suggestion in any of the cited art, taken either singly or in combination, of "a map register that binds each of said shadow register sets to particular exception vectors," as is recited in amended claim 3. For at least this additional reason, Applicant submits that amended claim 3 is patentably distinguished from the cited art. As claims 19, 22, and 26 recite features similar to those of claim 3, claims 19, 22, and 26 are patentably distinguished as well.

In addition to the above, claim 7 recites the additional features "wherein a contents of each of said plurality of entries is provided by a programmer." These features or not found in any of the cited art. As noted above, Sato describes a dynamic determination as to which register set is used. This is in contrast to the recited approach wherein a programmer provides a contents of map entries. Applicant submits that claim 7 is patentably distinguished from the cited art for at least these additional reasons. As claim 27 includes features similar to that of claim 3, claims 27 is patentably distinguished as well.

For at least the above reasons, Applicant submits that each of the claims is patentable over the cited art, either singly or in combination. Accordingly, Applicant believes the application to be in condition for allowance.

**CONCLUSION**

Applicant submits the application is in condition for allowance, and an early notice to that effect is requested.

Respectfully submitted,

/James W. Huffman/

---

James W. Huffman

Reg. No. 35,549

ATTORNEY FOR APPLICANT(S)

Date: 10/31/07